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 
Abstract—Ambipolar black phosphorus MOSFETs with record 
n-channel extrinsic transconductance are reported.  The devices 
consist of multi-layer black phosphorus aligned to a local 
back-gate electrode with 10-nm-thick HfO2 gate dielectric. Before 
passivation, devices with 0.3-m gate length behaved as 
p-MOSFETs with peak extrinsic transconductance, gm, of 
282 S/m at VDS = 2 V. After passivation, the same devices 
displayed ambipolar behavior, and when tested as n-MOSFETs, 
had peak gm = 66 S/m at VDS = +2 V, and similar devices on the 
same wafer had gm as high as 80 S/m. These results are an 
important step toward realization of high-performance black 
phosphorus complementary logic circuits. 
 
I.  INTRODUCTION 
lack phosphorus (BP) is a promising material for 
high-performance transistor applications due to its high 
mobility and layered crystal structure which could 
potentially allow sub-1-nm-thick channel layers to be realized 
[1].  Room-temperature hole mobility as high as 1000 cm2/Vs 
[2, 3], have been reported in few-layer BP films, and BP also 
has a tunable band gap which ranges from 0.3 eV in bulk to 
1.0-1.5 eV for monolayers [4-6]. These properties make it an 
attractive alternative to other 2D materials such as graphene, 
which has high mobility but zero band gap [7] and transition 
metal dichalcogenides, which have large band gaps (1-2 eV), 
but low mobilities (~ 10-250 cm2/Vs) [8-10]. BP also has a 
number of unusual properties that arise from its puckered 
honeycomb crystal structure including highly anisotropic 
electrical [4] and optical conductivity [11]. 
While a number of recent publications have reported 
high-performance BP MOSFETs [2,4,12-16], these reports 
have primarily involved p-channel MOSFETs (p-MOSFETs). 
In particular, recent papers have shown BP p-MOSFETs with 
transconductance of 180 S/m using a top-gated 
configuration [15], while in [16], BP p-MOSFETs using 7-nm 
HfO2 gate dielectrics displayed transconductance as high as 
250 S/m, drive current ~ 300 A/m and low contact 
resistance.  However, despite this success, very few results on 
the n-channel properties of BP MOSFETs have been reported 
[12-14,17,18]. Since the capability to produce a 
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complementary logic technology is critical for practical 
applications, development of techniques to realize 
high-performance BP n-MOSFETs is urgently needed.  
It has previously been reported that, while unpassivated BP 
p-MOSFETs tend to be p-type, Al2O3 surface passivation 
produces a negative threshold shift [17], suggesting it could be 
used to produce high-performance n-MOSFETs. Similar 
effects of Al2O3 passivation have been observed for graphene 
and MoS2, [19, 20]. In this letter, we report results on 
Al2O3-passivated BP MOSFETs fabricated using a local 
back-gate geometry with 10-nm HfO2 gate dielectric.  These 
devices, which have gate lengths down to 0.2 m, show 
ambipolar behavior with record n-channel transconductance up 
to 80 S/m at a drain-to-source voltage, VDS, of 2 V.   
II.  DEVICE FABRICATION 
The device fabrication sequence is shown in Fig. 1 and 
started by growing a 110-nm-thick SiO2 layer on a Si substrate 
using dry oxidation in O2. Local back gates were formed by 
first using electron beam lithography (EBL) to create openings 
in PMMA, followed by recess etching a 50-nm slot using a 
combination of dry and wet etching.  Next, Ti (10 nm) and Pd 
(40 nm) were evaporated and lifted off using standard solvent 
processing. The gate dielectric (10 nm of HfO2) was then 
deposited at 300 °C using atomic layer deposition (ALD). 
Then, black phosphorous flakes were exfoliated from the bulk 
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FIG. 1. Fabrication sequence for locally-backgated black phosphorus 
MOSFETs with Al2O3 surface passivation. 
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crystal and transferred onto the local back gates by using a 
PDMS stamp. Next, source and drain contact openings were 
patterned by EBL, followed by evaporation and lift off of Ti (10 
nm) and Au (90 nm). Finally, the device was passivated by 
depositing 30 nm of Al2O3 at 200°C using ALD. The thickness 
of the BP flakes was determined using atomic force microscopy 
(AFM) on the devices after fabrication and the thicknesses were 
in the range of 6.4 to 13.8 nm. 
III.  RESULTS 
All electrical measurements were performed in vacuum at 
room temperature using an Agilent B1500A semiconductor 
parameter analyzer, and all devices were measured both before 
and after passivation. Before the deposition of the Al2O3 
passivation layer, all of the BP MOSFETs showed strong 
p-type behavior. The output and transfer characteristics of one 
particular p-MOSFET with flake thickness of 6.4 nm and 
effective gate length, Leff, of 0.3 m before passivation are 
shown in Fig. 2. Here, Leff is defined as the spacing between the 
source and drain electrodes. The ON current, ION, is 225 A/m 
at VDS = 2 V and VGS = 2.5 V and the peak extrinsic 
transconductance, gm, is 282 S/m for VDS = 2 V. The latter 
value is actually higher than the value reported in [16], despite 
having a thicker gate dielectric, and to our knowledge is the 
highest transconductance reported for any solid-dielectric BP 
MOSFET.  
It has been previously reported that the Al2O3 capping layer 
converts BP MOSFET behavior from p-type to ambipolar [17]. 
This shift has been attributed to the positive fixed charges in the 
dielectric layer [17], however further studies are needed to 
understand the origin of this doping mechanism. We utilized 
this effect and passivated the BP MOSFETs in order to analyze 
the electron transport in black phosphorus. 
Fig. 3 shows the output and transfer characteristics of the 
same device as in Fig. 2 after passivation. The device shows 
strong ambipolar behavior so that electron transport can be 
probed. ION reached ~35 A/m at VDS = 2 V and VGS = 4 V 
(Fig. 3(a)) and the peak gm is 66 S/m at VDS = 2 V (Fig. 3(b)). 
The inset of Fig. 3(b) also shows a plot of ID vs. VGS for the 
passivated MOSFET. The ratio of the ON-current to the 
minimum current, ION/IMIN, for this device is ~1.6 x 103 at VDS = 
0.1 V, where the ON-current is defined as the current at 
VGS = VGS,MIN + 2.5 V, and VGS,MIN is the gate voltage where the 
current minimum occurs. It has been previously shown that the 
Ti work function lines up nearer to the BP valence band edge 
[13]. Therefore, at high drain bias the tunneling at the drain side 
can become significant, to the point where the OFF current 
actually exceeds ION. It will be important for future 
optimization of BP n-MOSFETs to identify lower work 
function metals that can produce lower Schottky barrier heights 
for electron injection.  
Similar n-channel performance was observed in several BP 
 
FIG 3. (a) Drain current, ID, vs. drain-to-source voltage, VDS, at room 
temperature for same BP MOSFET as in Fig. 2 after 30 nm Al2O3 
passivation. The maximum current corresponds to VGS = +4.0 V and the 
gate voltage step is 0.1 V. (b) Transconductance gm, vs. gate-to-source 
voltage, VGS, for the same device at VDS = 0.1, 0.5, 1.0, 1.5 and 2.0 V. The 
maximum gm is 66 μS/μm at VDS = 2.0 V. Inset: Semilog plot of ID vs. VGS 
of the same device for VDS = 0.1, 1.0, and 2.0 V. 
 
FIG. 2. (a) Drain current, ID, vs. drain-to-source voltage, VDS, at room 
temperature of a BP p-MOSFET with channel length of 0.3 μm and HfO2 
gate dielectric thickness of 10 nm. The maximum current corresponds to 
VGS = −2.5 V and the gate voltage step is 0.1 V. (b) Transconductance, gm, 
vs. gate-to-source voltage, VGS, for the same device at VDS = −0.1, −0.5, 
−1.0, −1.5 and −2.0 V. The maximum transconductance is 282 S/m at 
VDS = −2.0 V. 
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MOSFETs, and Fig. 4(a) shows the gm vs. VGS characteristics 
for four devices fabricated on the same wafer.  The best device 
had peak n-channel gm of 80 S/m which is the highest value 
reported to date for n-type conduction in a BP MOSFET. 
The effect of passivation on the subthreshold slope was also 
characterized before and after passivation. When the devices 
were measured as p-MOSFETs, the passivation dramatically 
improved the subthreshold slope from 740 mV/dec to 300 
mV/dec (averaged over one decade of current for all four 
devices in Fig. 4). However, the subthreshold slope was 
degraded to 570 mV/dec for the same passivated devices when 
measured as n-MOSFETs. We believe the initial improvement 
after passivation is due to the high temperature bake-out 
provided by the ALD system that desorbs water from beneath 
the BP. However, the degraded subthreshold slope for 
passivated n-MOSFETs compared to p-MOSFETs could 
indicate that the Al2O3 passivation produces interface traps near 
the conduction-band side of the band gap. This hypothesis is 
supported by the prominent “kink” in the subthreshold behavior 
for three of the devices, as shown in Fig. 4(b). 
Finally, a summary of the performance characteristics for the 
devices is compiled in Table 1. First of all, we note that the 
ION/IMIN ratio (defined at |VDS| = 0.1 V) scales with BP 
thickness, as expected based upon the thickness-dependent 
band gap of BP. In addition, one of the devices had 
substantially lower gm than the others, for both when measured 
as a p- and n-MOSFET. While the precise origin of this 
behavior is not entirely understood, we note that the crystal 
direction of the BP was not controlled in these experiments and 
that large spread in the gm values could be due to the random 
rotational orientation of the devices. To explore this behavior 
further, the effective field effect mobility, FE, was extracted 
using 
 
 
DSoxeffmFE VWCLg , (1) 
 
where gm is the peak transconductance at |VDS| = 0.1 V, Leff is 
the effective gate length, W is the channel width, and Cox is the 
estimated gate capacitance per unit area for 10 nm of HfO2 with 
relative permittivity of 16.6. The highest hole mobility for 
device #1 is roughly consistent with our prior results on 
HfO2-gated BP p-MOSFETs [16]. In addition, the large 
mobility variations between devices and between electrons and 
holes are roughly consistent with expectations based upon 
crystal asymmetries [11]. Finally, we note that the contact 
resistance was not extracted in our mobility calculation, which 
can lead to significant degradation of the effective mobility, 
particularly given the short gate length of our devices [5].  
IV.  CONCLUSION 
In summary, we have demonstrated locally back-gated black 
phosphorus MOSFETs with 10 nm HfO2 gate dielectric and 
Al2O3 capping layer. These devices produce record n-channel 
extrinsic transconductance as high as 80 S/m. Further 
performance enhancements could be obtained by improving the 
contact and dielectric quality. These results are encouraging for 
using BP MOSFET for CMOS logic circuit applications. 
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